Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for reducing store latency in symmetrical multiprocessor systems

System and method for reducing store latency in symmetrical multiprocessor systems

US Patent 7519780 · Granted Apr 14, 2009

Estimated economic value: $4,368,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Logical clock connection in an integrated circuit design2025
Signal pre-routing in an integrated circuit design2024
Pin cloning and subway creation on automatically generated design physical hiera2020
Avoiding deadlocks in processor-based systems employing retry and in-order-respo2018
Maintaining cache coherency using conditional intervention among multiple master2018
Bridging strongly ordered write transactions to devices in weakly ordered domain2017
Lateral castout (LCO) of victim cache line in data-invalid state2015
Performance monitor design for instruction profiling using shared counters2013
Performance monitor design for counting events generated by thread groups2013
Soft hierarchy-based physical synthesis for large-scale, high-performance circui2013
Handling castout cache lines in a victim cache2013
Sharing sampled instruction address registers for efficient instruction sampling2013