Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latency insensitive FIFO signaling protocol

Latency insensitive FIFO signaling protocol

US Patent 7454538 · Granted Nov 18, 2008

Estimated economic value: $50,934,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Obsoleting values stored in registers in a processor based on processing obsoles2023
Obsoleting values stored in registers in a processor based on processing obsoles2023
Combining load or store instructions2023
Processor branch prediction circuit employing back-invalidation of prediction ca2022
Obsoleting values stored in registers in a processor based on processing obsoles2021
Obsoleting values stored in registers in a processor based on processing obsoles2021
Providing exception stack management using stack panic fault exceptions in proce2021
Providing exception stack management using stack panic fault exceptions in proce2021
Load instruction with final read indicator field to invalidate a buffer or cache2021
Load instruction with final read indicator field to invalidate a buffer or cache2021
Operand-based reach explicit dataflow processors, and related methods and comput2021
Branch prediction based on load-path history2020