Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor branch prediction circuit employing back-invalidation of prediction cache entries based on decoded branch instructions and related methods

Processor branch prediction circuit employing back-invalidation of prediction cache entries based on decoded branch instructions and related methods

US Patent 11487545 · Granted Nov 1, 2022

Estimated economic value: $193,551,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Branch prediction2025
Storage of prediction-related data2025
Combiner cache structure2025
Branch prediction circuitry2025
Branch prediction based on a predicted confidence that a corresponding function 2025
Technique for predicting behaviour of control flow instructions2025
Accelerating fetch target queue (FTQ) processing in a processor2025
Accelerating fetch target queue (FTQ) processing in a processor2025
Accelerating fetch target queue (FTQ) processing in a processor2025
Methods and circuitry for efficient management of local branch history registers2025
Methods and circuitry for efficient management of local branch history registers2025
Methods and circuitry for efficient management of local branch history registers2025