Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and structure for forming strained SI for CMOS devices

Method and structure for forming strained SI for CMOS devices

US Patent 7429752 · Granted Sep 30, 2008

Estimated economic value: $13,468,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

P-type field effect transistor (PFET) on a silicon germanium (Ge) buffer layer t2025
FinFET semiconductor device2025
Ion beam sputtering with ion assisted deposition for coatings on chamber compone2025
Multiple wavelength band optical switching unit2024
Back-end-of-line (BEOL) high resistance (Hi-R) conductor layer in a metal oxide 2024
Three dimensional (3D) vertical spiral inductor and transformer2024
Gate contact isolation in a semiconductor2024
Semiconductor having a source/drain contact with a single inner spacer2024
Fin field-effect transistor (FinFET) static random access memory (SRAM) having p2023
Artificial neural networks with precision weight for artificial intelligence2023
Ion beam sputtering with ion assisted deposition for coatings on chamber compone2023
Ion beam sputtering with ion assisted deposition for coatings on chamber compone2023