Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Yield optimization in router for systematic defects

Yield optimization in router for systematic defects

US Patent 7398485 · Granted Jul 8, 2008

Estimated economic value: $9,414,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Partial computer processor core shutoff2022
Hardware apparatus to measure memory locality2020
Product performance test binning2020
Optimizing integrated circuit designs based on interactions between multiple int2020
Optimizing integrated circuit designs based on interactions between multiple int2020
Pre-test power-optimized bin reassignment following selective voltage binning2019
Methodology to prevent metal lines from current pulse damage2019
Integrated circuit design layout optimizer based on process variation and failur2018
Product performance test binning2018
Performance matching in three-dimensional (3D) integrated circuit (IC) using bac2018
Burn-in power performance optimization2018
Timing/power risk optimized selective voltage binning using non-linear voltage s2018