Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Silicon recess improvement through improved post implant resist removal and cleans

Silicon recess improvement through improved post implant resist removal and cleans

US Patent 7371691 · Granted May 13, 2008

Estimated economic value: $9,295,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and methods for wafer drying2024
System and methods for wafer drying2022
NPN heterojunction bipolar transistor in CMOS flow2022
Apparatus and method to electrostatically remove foreign matter from substrate s2022
Low temperature sub-nanometer periodic stack dielectrics2021
Etching of silicon nitride and silica deposition control in 3D NAND structures2021
Aqueous cleaning solution and method of protecting features on a substrate durin2020
Embedded SiGe process for multi-threshold PMOS transistors2018
Devices having inhomogeneous silicide schottky barrier contacts2017
Method of CMOS manufacturing utilizing multi-layer epitaxial hardmask films for 2017
NPN heterojunction bipolar transistor in CMOS flow2016
Devices having inhomogeneous silicide schottky barrier contacts2016