Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of CMOS manufacturing utilizing multi-layer epitaxial hardmask films for improved epi profile

Method of CMOS manufacturing utilizing multi-layer epitaxial hardmask films for improved epi profile

US Patent 9659825 · Granted May 23, 2017

Estimated economic value: $14,174,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

NPN heterojunction bipolar transistor in CMOS flow2022
Low temperature sub-nanometer periodic stack dielectrics2021
Replacement metal gate process for CMOS integrated circuits2020
Embedded SiGe process for multi-threshold PMOS transistors2018
Low-power 5T SRAM with improved stability and reduced bitcell size2018
Stable SRAM bitcell design utilizing independent gate FinFET2018
Devices having inhomogeneous silicide schottky barrier contacts2017
Inner L-spacer for replacement gate flow2017
NPN heterojunction bipolar transistor in CMOS flow2016
Inner L-spacer for replacement gate flow2016
Apparatus and method to fabricate an electronic device2016
Devices having inhomogeneous silicide schottky barrier contacts2016