Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-power 5T SRAM with improved stability and reduced bitcell size

Low-power 5T SRAM with improved stability and reduced bitcell size

US Patent 9875788 · Granted Jan 23, 2018

Estimated economic value: $14,343,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Intelligent encoding method and system, and electronic device2025
Performing multiple bit computation and convolution in memory2025
Partial sum management and reconfigurable systolic flow architectures for in-mem2025
SRAM with improved write performance and write operation method thereof2025
Acceleration of in-memory-compute arrays2025
Content addressable memory based on selfrectifying ferroelectric tunnel junction2025
Dual-edge-triggered flip-flop2025
Memory device for controlling word line voltage and operating method thereof2024
Merged power delivery2024
Semiconductor memory device capable of controlling a floating state of adjacent 2024
Bit line sense amplifier and semiconductor memory apparatus using the same2024
Ferroelectric FET nonvolatile sense-amplifier-based flip-flop2024