Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating integrated circuit features

Method for fabricating integrated circuit features

US Patent 7346887 · Granted Mar 18, 2008

Estimated economic value: $8,037,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)2025
Tapered device for lateral gate all around devices2025
Replacement buried power rail in backside power delivery2025
Self-aligned method for vertical recess for 3D device integration2025
Power wall integration for multiple stacked devices2025
Interdigitated device stack2025
Monolithic formation of a set of interconnects below active devices2025
Wiring in diffusion breaks in an integrated circuit2025
Inter-tier power delivery network (PDN) for dense gate-on-gate 3D logic integrat2024
Self aligned buried power rail2024
Metallization lines on integrated circuit products2024
High density logic formation using multi-dimensional laser annealing2024