Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making a semiconductor structure with a plating enhancement layer

Method of making a semiconductor structure with a plating enhancement layer

US Patent 7341948 · Granted Mar 11, 2008

Estimated economic value: $9,920,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Magnetoresistive random-access memory (MRAM) with preserved underlying dielectri2025
Rework for metal interconnects using etch and thermal anneal2024
Contacts having a geometry to reduce resistance2024
Interconnect structures including self aligned vias2023
Multiple patterning with mandrel cuts defined by block masks2022
Metal on metal multiple patterning2022
Interconnect integration scheme with fully self-aligned vias2022
Double patterning interconnect integration scheme with SAV2022
Interconnect structures including self aligned vias2022
Semiconductor via structure with lower electrical resistance2021
Contacts having a geometry to reduce resistance2021
Self aligned via and pillar cut for at least a self aligned double pitch2021