Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Queue design supporting dependency checking and issue for SIMD instructions within a general purpose processor

Queue design supporting dependency checking and issue for SIMD instructions within a general purpose processor

US Patent 7328330 · Granted Feb 5, 2008

Estimated economic value: $10,462,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Prediction confirmation for cache subsystem2025
Using a next fetch predictor circuit with short branches and return fetch groups2025
Trace cache with filter for internal control transfer inclusion2025
Virtual channel support using write table2024
Prediction confirmation for cache subsystem2024
Accelerator architecture on a programmable platform2023
Processor for avoiding reduced performance using instruction metadata to determi2023
Prediction confirmation for cache subsystem2022
Thread transition management2022
Method to ensure forward progress of a processor in the presence of persistent e2021
Fetch predition circuit for reducing power consumption in a processor2021
Cache flush method and apparatus2020