Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Merged MISR and output register without performance impact for circuits under test

Merged MISR and output register without performance impact for circuits under test

US Patent 7305602 · Granted Dec 4, 2007

Estimated economic value: $7,765,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System testing using partitioned and controlled noise2024
Method to limit the time a semiconductor device operates above a maximum operati2023
Testing bit write operation to a memory array in integrated circuits2023
Testing bit write operation to a memory array in integrated circuits2023
Microchip level shared array repair2022
Microchip level shared array repair2022
Tunable power save loop for processor chips2021
Built-in self-test for bit-write enabled memory arrays2021
Built-in self-test for bit-write enabled memory arrays2021
Built-in self-test for bit-write enabled memory arrays2021
Sequential error capture during memory test2021
Sequential error capture during memory test2021