Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Built-in self-test for bit-write enabled memory arrays

Built-in self-test for bit-write enabled memory arrays

US Patent 10998075 · Granted May 4, 2021

Estimated economic value: $7,263,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System testing using partitioned and controlled noise2024
Method to limit the time a semiconductor device operates above a maximum operati2023
Testing bit write operation to a memory array in integrated circuits2023
Testing bit write operation to a memory array in integrated circuits2023
Testing bit write operation to a memory array in integrated circuits2023
Microchip level shared array repair2022
Microchip level shared array repair2022
Tunable power save loop for processor chips2021
Failing address registers for built-in self tests2021
Testing multi-port array in integrated circuits2021
Sequential error capture during memory test2021
Sequential error capture during memory test2021