Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Triple-well CMOS devices with increased latch-up immunity and methods of fabricating same

Triple-well CMOS devices with increased latch-up immunity and methods of fabricating same

US Patent 7268400 · Granted Sep 11, 2007

Estimated economic value: $7,316,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of cleaving a single crystal substrate parallel to its active planar surf2020
Extremely thin semiconductor-on-insulator (ETSOI) layer2016
Semiconductor-on-insulator (SOI) structure with selectivity placed sub-insulator2015
Creating extremely thin semiconductor-on-insulator (ETSOI) having substantially 2015
Method of creating an extremely thin semiconductor-on-insulator (ETSOI) layer ha2015
Carbon nanotube structures for enhancement of thermal dissipation from semicondu2015
Selective deposition of germanium spacers on nitride2014
High-voltage silicon-on-insulator transistors and methods of manufacturing the s2014
Microelectronic structure by selective deposition2014
Anti-fuse device structure and electroplating circuit structure and method2014
Semiconductor-on-insulator (SOI) structure with selectively placed sub-insulator2013
Layered structure with fuse2013