Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Connecting verilog-AMS and VHDL-AMS components in a mixed-language mixed-signal design

Connecting verilog-AMS and VHDL-AMS components in a mixed-language mixed-signal design

US Patent 7251795 · Granted Jul 31, 2007

Estimated economic value: $11,423,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power aware real number modeling in dynamic verification of mixed-signal integra2023
System, method, and computer program product for mixed signal verification2022
System, method, and computer program product for connecting power supplies in a 2020
System, method, and computer program product for generating bidirectional real n2019
System and method for using heterogeneous hierarchical configurations for electr2018
Methods, systems, and articles of manufacture for implementing analog behavioral2016
Methods, systems, and articles of manufacture for implementing analog behavioral2016
Chroma motion vector processing apparatus, system, and method2016
Hardware accelerated compressed video bitstream escape code handling2015
Method and mechanism for verifying and simulating power aware mixed-signal elect2015
Methods, systems, and articles of manufacture for implementing analog behavioral2015
Methods, systems, and articles of manufacture for implementing analog behavioral2015