Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Methods, systems, and articles of manufacture for implementing analog behavioral modeling and IP integration using systemverilog hardware description language

US Patent 8949753 · Granted Feb 3, 2015

Estimated economic value: $2,063,000

Assignee

Inventors

View full patent text on Google Patents →