Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power aware real number modeling in dynamic verification of mixed-signal integrated circuit design

Power aware real number modeling in dynamic verification of mixed-signal integrated circuit design

US Patent 11797742 · Granted Oct 24, 2023

Estimated economic value: $64,758,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Retention model with RTL-compatible default operating mode2020
Assertion extraction from design and its signal traces2017
Chroma motion vector processing apparatus, system, and method2016
Hardware accelerated compressed video bitstream escape code handling2015
Flexible macroblock ordering and arbitrary slice ordering apparatus, system, and2014
Hardware accelerated compressed video bitstream escape code handling2014
Chroma motion vector processing apparatus, system, and method2013
Method and system for verification of multi-voltage circuit design2012
Flexible macroblock ordering and arbitrary slice ordering apparatus, system, and2012
Combined hardware and software implementation of link capacity adjustment scheme2009
Method and system for verification of multi-voltage circuit design2009
Modeling a mixed-language mixed-signal design2007