Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for power efficient and scalable memory interface

Method and apparatus for power efficient and scalable memory interface

US Patent 7243176 · Granted Jul 10, 2007

Estimated economic value: $14,625,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Routing a communication bus within multiple layers of a printed circuit board2025
On-die virtual probes (ODVP) for integrated circuitries2022
Printed circuit board (PCB) modular design2020
Transceiver clock architecture with transmit PLL and receive slave delay lines2016
Method and apparatus for interfacing with heterogeneous dual in-line memory modu2013
Optimizing the size of memory devices used for error correction code storage2013
Bus frequency adjustment circuitry for use in a dynamic random access memory dev2013
Optimizing the size of memory devices used for error correction code storage2012
Nibble de-skew method, apparatus, and system2011
Nibble de-skew method, apparatus, and system2011
Clock synchronization scheme for deskewing operations in a data interface2010
Extended synchronized clock2010