Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transceiver clock architecture with transmit PLL and receive slave delay lines

Transceiver clock architecture with transmit PLL and receive slave delay lines

US Patent 9237000 · Granted Jan 12, 2016

Estimated economic value: $15,498,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fast self-refresh exit power state2025
Pellicle film for photolithography, pellicle, photolithography mask, photolithog2025
Duty cycle correction system and low dropout (LDO) regulator based delay-locked 2023
Duty cycle correction system and low dropout (LDO) regulator based delay-locked 2021
Dual power I/O transmitter2021
Door latch device2020
Dynamic reconfigurable dual power I/O receiver2020
Door latch device2020
Vehicle door latch device2020
Vehicle door lock device2019
Carbon nanotube composite film and method for producing said composite film2019
Signal phase optimization in memory interface training2018