Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Routing a communication bus within multiple layers of a printed circuit board

Routing a communication bus within multiple layers of a printed circuit board

US Patent 12476193 · Granted Nov 18, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On-die virtual probes (ODVP) for integrated circuitries2022
Carrier mechanism for walking on line2022
Printed circuit board (PCB) modular design2020
Nibble de-skew method, apparatus, and system2011
Clock synchronization scheme for deskewing operations in a data interface2010
Dual-path clocking architecture2010
Calibrating integrating receivers for source synchronous protocol2009
Method and apparatus for power efficient and scalable memory interface2008
Method and system for a configurable Vcc reference and Vss reference differentia2008
Nibble de-skew method, apparatus, and system2008
Modular memory controller clocking architecture2008
Optimization of integrated circuit device I/O bus timing2008