Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock synchronization scheme for deskewing operations in a data interface

Clock synchronization scheme for deskewing operations in a data interface

US Patent 7805627 · Granted Sep 28, 2010

Estimated economic value: $14,170,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Routing a communication bus within multiple layers of a printed circuit board2025
On-die virtual probes (ODVP) for integrated circuitries2022
Printed circuit board (PCB) modular design2020
Even and odd frame combination data path architecture2012
Nibble de-skew method, apparatus, and system2011
Nibble de-skew method, apparatus, and system2011
Dual-path clocking architecture2010
Method and apparatus for memory redundancy in a microprocessor2010
Clock deskewing method, apparatus, and system2010
Calibrating integrating receivers for source synchronous protocol2009
Optimizing clock crossing and data path latency2009
Clocking architecture using a bidirectional clock port2009