Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimizing clock crossing and data path latency

Optimizing clock crossing and data path latency

US Patent 7590789 · Granted Sep 15, 2009

Estimated economic value: $19,566,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Even and odd frame combination data path architecture2012
Nibble de-skew method, apparatus, and system2011
Clock synchronization scheme for deskewing operations in a data interface2010
Method and apparatus for memory redundancy in a microprocessor2010
Clock deskewing method, apparatus, and system2010
Clocking architecture using a bidirectional clock port2009
Receive clock deskewing method, apparatus, and system2008
Nibble de-skew method, apparatus, and system2008
Modular memory controller clocking architecture2008
Latency normalization by balancing early and late clocks2008
Closed-loop delay compensation for driver2007
Closed-loop control of driver slew rate2006