Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Modular memory controller clocking architecture

Modular memory controller clocking architecture

US Patent 7388795 · Granted Jun 17, 2008

Estimated economic value: $40,097,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Routing a communication bus within multiple layers of a printed circuit board2025
On-die virtual probes (ODVP) for integrated circuitries2022
Printed circuit board (PCB) modular design2020
Even and odd frame combination data path architecture2012
Nibble de-skew method, apparatus, and system2011
Nibble de-skew method, apparatus, and system2011
Clock synchronization scheme for deskewing operations in a data interface2010
Clock synchronization scheme for deskewing operations in a data interface2010
Dual-path clocking architecture2010
Method and apparatus for memory redundancy in a microprocessor2010
Clock deskewing method, apparatus, and system2010
Calibrating integrating receivers for source synchronous protocol2009