Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for memory redundancy in a microprocessor

Method and apparatus for memory redundancy in a microprocessor

US Patent 7684267 · Granted Mar 23, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory power selection using local voltage regulators2017
Centralized memory repair block2016
Speculation to selectively enable power in a memory2016
Secondary bit line equalizer2015
Separate read/write column select control2014
Even and odd frame combination data path architecture2012
Nibble de-skew method, apparatus, and system2011
Clock synchronization scheme for deskewing operations in a data interface2010
Clock deskewing method, apparatus, and system2010
Optimizing clock crossing and data path latency2009
Clocking architecture using a bidirectional clock port2009
Receive clock deskewing method, apparatus, and system2008