{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Methods for modeling latch transparency", "item": "https://www.patentleaderboard.com/patent/7225419"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for modeling latch transparency

Methods for modeling latch transparency

US Patent 7225419 · Granted May 29, 2007

Estimated economic value: $6,985,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit with vertical structures on nodes of a grid2021
Microelectronic device with a memory element utilizing stacked vertical devices2021
Operating pulsed latches on a variable power supply2021
Flexible constraint-based logic cell placement2021
Characterizing and simulating library gates to enable identification and elimina2021
Fill techniques for avoiding Boolean DRC failures during cell placement2021
Model order reduction in transistor level timing2021
Fin-based fill cell optimization2021
Buried conductive layer supplying digital circuits2020
Microelectronic device utilizing stacked vertical devices2020
Front-end-of-line shape merging cell placement and optimization2020
Priority based circuit synthesis2020