Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Characterizing and simulating library gates to enable identification and elimination of electromigration violations in semiconductor chips

Characterizing and simulating library gates to enable identification and elimination of electromigration violations in semiconductor chips

US Patent 11074391 · Granted Jul 27, 2021

Estimated economic value: $4,187,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Backside self aligned skip via2025
Backside gate via structure using self-aligned scheme2025
Cell optimization through source resistance improvement2025
Generating a power delivery network based on the routing of signal wires within 2025
Semiconductor device design mitigating latch-up2024
Hierarchical color decomposition of library cells with boundary-aware color sele2024
Region-based power grid generation through modification of an initial power grid2024
Hierarchical color decomposition of process layers with shape and orientation re2023
Latch-up avoidance for sea-of-gates2023
Methods for generating a contributor-based power abstract for a device2022
Operating pulsed latches on a variable power supply2021
Flexible constraint-based logic cell placement2021