Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testing logic and embedded memory in parallel

Testing logic and embedded memory in parallel

US Patent 7103814 · Granted Sep 5, 2006

Estimated economic value: $3,397,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for cooling components arranged within an enclosure2025
Robust and error free physical unclonable function using twin-cell charge trap t2019
Methods and apparatus for margin testing integrated circuits using asynchronousl2014
Test structure and methodology for three-dimensional semiconductor structures2014
Microcontroller for logic built-in self test (LBIST)2013
Test structure and methodology for three-dimensional semiconductor structures2012
Microcontroller for logic built-in self test (LBIST)2012
Reference level generation with offset compensation for sense amplifier2012
Diagnostic method and apparatus for non-destructively observing latch data2011
Structure for system for and method of performing high speed memory diagnostics 2011
System and method for performing high speed memory diagnostics via built-in-self2009
Microcontroller for logic built-in self test (LBIST)2009