Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generation of graphical congestion data during placement driven synthesis optimization

Generation of graphical congestion data during placement driven synthesis optimization

US Patent 7100140 · Granted Aug 29, 2006

Estimated economic value: $3,832,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Implementing enhanced physical design quality using historical placement analyti2015
Implementing enhanced physical design quality using historical placement analyti2015
Book production system, method and program storage medium2015
Specifying circuit level connectivity during circuit design synthesis2014
Clock alias for timing analysis of an integrated circuit design2014
Task-based multi-process design synthesis2014
Efficiently applying a single timing assertion to multiple timing points in a ci2013
Clock alias for timing analysis of an integrated circuit design2013
Accuracy pin-slew mode for gate delay calculation2013
Methods and apparatus for boolean equivalency checking in the presence of voting2013
Task-based multi-process design synthesis2013
Implementing spare latch placement quality determination2012