Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementing spare latch placement quality determination

Implementing spare latch placement quality determination

US Patent 8296707 · Granted Oct 23, 2012

Estimated economic value: $6,526,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory arrays and methods used in forming a memory array2022
Integrated circuitry, memory integrated circuitry, and methods used in forming i2021
Implementing enhanced physical design quality using historical placement analyti2015
Implementing enhanced physical design quality using historical placement analyti2015
Multi-core processor comparison encoding2015
Specifying circuit level connectivity during circuit design synthesis2014
Clock alias for timing analysis of an integrated circuit design2014
Clock alias for timing analysis of an integrated circuit design2014
Clock alias for timing analysis of an integrated circuit design2013
Efficiently applying a single timing assertion to multiple timing points in a ci2013
Efficiently applying a single timing assertion to multiple timing points in a ci2013
Clock alias for timing analysis of an integrated circuit design2013