Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Specifying circuit level connectivity during circuit design synthesis

Specifying circuit level connectivity during circuit design synthesis

US Patent 8839162 · Granted Sep 16, 2014

Estimated economic value: $3,547,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mirroring matrices for batched cholesky decomposition on a graphic processing un2024
System, method, and recording medium for mirroring matrices for batched cholesky2023
Post-hoc improvement of instance-level and group-level prediction metrics2023
Methods and systems for leveraging computer-aided design variability in synthesi2023
Model agnostic contrastive explanations for structured data2022
Building of custom convolution filter for a neural network using an automated ev2022
Reliable workflow system provenance tracking at runtime2021
Sensory data collection in an augmented reality system2021
Automatic correction of indirect bias in machine learning models2021
System, method, and recording medium for mirroring matrices for batched Cholesky2021
Daily cognitive monitoring of early signs of hearing loss2021
Concept analysis operations utilizing accelerators2021