Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interface to a memory system for a processor having a replay system

Interface to a memory system for a processor having a replay system

US Patent 7089409 · Granted Aug 8, 2006

Estimated economic value: $12,359,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Preventing deployment failures of information technology workloads2022
Systems, apparatuses, and methods for a hardware and software system to automati2020
Memory type which is cacheable yet inaccessible by speculative instructions2020
Lazy runahead operation for a microprocessor2018
Using control flow data structures to direct and track instruction execution2018
Checkpointed buffer for re-entry from runahead2018
Queued instruction re-dispatch after runahead2017
Managing potentially invalid results during runahead2017
Systems, apparatuses, and methods for a hardware and software system to automati2017
Lazy runahead operation for a microprocessor2017
Dynamic configuration of processing pipeline based on determined type of fetched2017
Systems, apparatuses, and methods for a hardware and software system to automati2015