Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory type which is cacheable yet inaccessible by speculative instructions

Memory type which is cacheable yet inaccessible by speculative instructions

US Patent 10642744 · Granted May 5, 2020

Estimated economic value: $388,005,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic reconfiguration of a multi-core processor to a unified core2025
Contention tracking for processor cache management2023
Contention tracking for latency reduction of exclusive operations2023
Apparatus and method for efficiently implementing a processor pipeline2019
Method and apparatus for implementing a dynamic out-of-order processor pipeline2019
Fault detection in instruction translations2019
Fault detection in instruction translations2019
Reliability enhancement utilizing speculative execution systems and methods2019
Instruction-optimizing processor with branch-count table in hardware2019
Translation address cache for a microprocessor2018
Translation address cache for a microprocessor2018
Profiling code portions to generate translations2018