Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Lazy runahead operation for a microprocessor

Lazy runahead operation for a microprocessor

US Patent 9891972 · Granted Feb 13, 2018

Estimated economic value: $344,474,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic reconfiguration of a multi-core processor to a unified core2025
Dynamic reconfiguration of a multi-core processor to a unified core2025
Shared dynamic buffer in image signal processor2025
Ordinary write in distributed system maintaining data storage integrity2022
Future write in distributed system maintaining data storage integrity2020
Memory type which is cacheable yet inaccessible by speculative instructions2020
Memory type which is cacheable yet inaccessible by speculative instructions2020
Selective poisoning of data during runahead2020
Selective poisoning of data during runahead2020
Selective poisoning of data during runahead2020
Coherence de-coupling buffer2020
Efficient recording and replaying of non-deterministic instructions in a virtual2019