Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to engineer the inverse narrow width effect (INWE) in CMOS technology using shallow trench isolation (STI)

Method to engineer the inverse narrow width effect (INWE) in CMOS technology using shallow trench isolation (STI)

US Patent 7045436 · Granted May 16, 2006

Estimated economic value: $12,886,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit device and method of manufacturing the same2025
ESD protection circuit with isolated SCR for negative voltage operation2024
Variable implant and wafer-level feed-forward for dopant dose optimization2022
ESD protection circuit with isolated SCR for negative voltage operation2022
Method for the integration of monolithic thin film radiation detector systems2022
ESD protection circuit with isolated SCR for negative voltage operation2021
I-shaped gate electrode for improved sub-threshold MOSFET performance2020
Diffusion resistor with reduced voltage coefficient of resistance and increased 2018
ESD protection circuit with isolated SCR for negative voltage operation2018
Integrated circuit device and method of manufacturing the same2018
Low-cost CMOS structure with dual gate dielectrics and method of forming the CMO2018
Transistor performance modification with stressor structures2017