{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Silicide method for CMOS integrated circuits", "item": "https://www.patentleaderboard.com/patent/7029967"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Silicide method for CMOS integrated circuits

Silicide method for CMOS integrated circuits

US Patent 7029967 · Granted Apr 18, 2006

Estimated economic value: $17,140,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for liquid encapsulated growth of cadmium zinc telluride cryst2025
Apparatus and method for secondary offloads in graphics processing unit2025
ESD protection circuit with isolated SCR for negative voltage operation2024
Network data analysis method, network data analysis functional network element a2024
Quality of service measurement method and device, and user plane function entity2024
Apparatus for virtualized registers and method and computer program product for 2024
Method and system for liquid encapsulated growth of cadmium zinc telluride cryst2024
Artificial intelligence chip and data operation method2023
Apparatus and method and computer program product for compiling code adapted for2023
Apparatus and method for secondary offloads in graphics processing unit2023
Preparation method and use of flexible and elastic drag reduction film2022
ESD protection circuit with isolated SCR for negative voltage operation2022