Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Use of time step information in a design verification system

Use of time step information in a design verification system

US Patent 6993734 · Granted Jan 31, 2006

Estimated economic value: $6,009,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Equivalence checking of synthesized logic designs using generated synthesis hist2025
Logical clock connection in an integrated circuit design2025
Signal pre-routing in an integrated circuit design2024
Detection of unintended dependencies in hardware designs with pseudo-random numb2023
Detection of unintended dependencies in hardware designs with pseudo-random numb2023
Methods and systems for identifying flaws and bugs in integrated circuits, for e2023
Converting formal verification testbench drivers with nondeterministic inputs to2023
Clock mapping in an integrated circuit design2023
Scalable model checking in functional verification by integrating user-guided ab2021
Converting formal verification testbench drivers with nondeterministic inputs to2021
Methods and systems to verify correctness of bug fixes in integrated circuits2021
Scalable connectivity verification using conditional cut-points2021