Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Converting formal verification testbench drivers with nondeterministic inputs to simulation monitors

Converting formal verification testbench drivers with nondeterministic inputs to simulation monitors

US Patent 11150298 · Granted Oct 19, 2021

Estimated economic value: $2,168,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reservation mechanism for nodes with phase constraints2025
Reservation mechanism for node with token constraints for preventing node starva2025
Logical clock connection in an integrated circuit design2025
Signal pre-routing in an integrated circuit design2024
Methods and systems to discover special outcomes in an instruction set architect2023
Detection of unintended dependencies in hardware designs with pseudo-random numb2023
Detection of unintended dependencies in hardware designs with pseudo-random numb2023
Methods and systems for identifying flaws and bugs in integrated circuits, for e2023
Converting formal verification testbench drivers with nondeterministic inputs to2023
Converting formal verification testbench drivers with nondeterministic inputs to2023
Clock mapping in an integrated circuit design2023
Trace-based generation of states within a system2022