Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Array of gate dielectric structures to measure gate dielectric thickness and parasitic capacitance

Array of gate dielectric structures to measure gate dielectric thickness and parasitic capacitance

US Patent 6964875 · Granted Nov 15, 2005

Estimated economic value: $25,400,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-volatile memory with silicided bit line contacts2021
Non-volatile memory with silicided bit line contacts2020
Self-aligned trench isolation in integrated circuits2019
Self-aligned trench isolation in integrated circuits2017
Buried hard mask for embedded semiconductor device patterning2017
Non-volatile memory with silicided bit line contacts2017
Self-aligned trench isolation in integrated circuits2016
Integrating transistors with different poly-silicon heights on the same die2016
Buried hard mask for embedded semiconductor device patterning2016
Buried trench isolation in integrated circuits2016
Non-volatile memory with silicided bit line contacts2016
Multilayer electronic structure with through thickness coaxial structures2015