Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Buried hard mask for embedded semiconductor device patterning

Buried hard mask for embedded semiconductor device patterning

US Patent 9673206 · Granted Jun 6, 2017

Estimated economic value: $11,420,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of spacer formation with straight sidewall of memory cells2025
Method of spacer formation with straight sidewall of memory cells2025
Contacts for semiconductor devices2023
Non-volatile memory with silicided bit line contacts2021
Contacts for semiconductor devices2021
Non-volatile memory with silicided bit line contacts2020
Split-gate semiconductor device with L-shaped gate2020
Split-gate semiconductor device with L-shaped gate2020
Contacts for semiconductor devices2019
Self-aligned trench isolation in integrated circuits2019
Split-gate semiconductor device with L-shaped gate2018
Split-gate semiconductor device with L-shaped gate2018