Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-contiguous masked refresh for an integrated circuit memory

Non-contiguous masked refresh for an integrated circuit memory

US Patent 6912168 · Granted Jun 28, 2005

Estimated economic value: $618,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Calibration circuit for on-chip drive and on-die termination2018
Calibration circuit for on-chip drive and on-die termination2017
System and method for testing fuse blow reliability for integrated circuits2017
DRAM security erase2017
DRAM security erase2016
Dual-complementary integrating duty cycle detector with dead band noise rejectio2016
Non-volatile memory devices having vertical drain to gate capacitive coupling2016
Power boosting circuit for semiconductor packaging2015
DRAM security erase2015
Embedded passive integration2015
Common doped region with separate gate control for a logic compatible non-volati2014
System and method for testing fuse blow reliability for integrated circuits2014