Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Vertex based layout pattern (VEP): a method and apparatus for describing repetitive patterns in IC mask layout

Vertex based layout pattern (VEP): a method and apparatus for describing repetitive patterns in IC mask layout

US Patent 6892367 · Granted May 10, 2005

Estimated economic value: $3,527,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and systems to classify features in electronic designs2022
IC with test structures and e-beam pads embedded within a contiguous standard ce2021
IC with test structures and e-beam pads embedded within a contiguous standard ce2021
IC with test structures and e-beam pads embedded within a contiguous standard ce2021
IC with test structures and E-beam pads embedded within a contiguous standard ce2021
IC with test structures and e-beam pads embedded within a contiguous standard ce2021
IC with test structures and E-beam pads embedded within a contiguous standard ce2021
Method for processing a semiconductor wafer using non-contact electrical measure2020
IC with test structures embedded within a contiguous standard cell area2020
Process for making semiconductor dies, chips, and wafers using in-line measureme2020
Direct probing characterization vehicle for transistor, capacitor and resistor t2019
Methods for processing a semiconductor wafer using non-contact electrical measur2019