Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Process for making semiconductor dies, chips, and wafers using in-line measurements obtained from DOEs of NCEM-enabled fill cells

US Patent 10593604 · Granted Mar 17, 2020

Estimated economic value: $2,112,000

Assignee

Inventors

View full patent text on Google Patents →