Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer level chip size package having rerouting layers

Wafer level chip size package having rerouting layers

US Patent 6861742 · Granted Mar 1, 2005

Estimated economic value: $144,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor fabricating method2024
Stacked die package including a first die coupled to a substrate through direct 2023
Plasma etching method and plasma processing apparatus2022
Method of making a semiconductor device including etching of a metal silicate us2022
Semiconductor manufacturing apparatus2022
Stacked die package including a first die coupled to a substrate through direct 2021
Semiconductor manufacturing apparatus and method for manufacturing semiconductor2021
Apparatuses comprising semiconductor dies in face-to-face arrangements2020
Semiconductor manufacturing apparatus for manufacturing a semiconductor device h2019
Apparatuses comprising semiconductor dies in face-to-face arrangements2019
Apparatuses comprising semiconductor dies in face-to-face arrangements2018
Anesthetic tank, and system for preventing erroneous anesthetic injection2018