Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of handling instructions within a processor with decoupled architecture, in particular a processor for digital signal processing, and corresponding processor

Method of handling instructions within a processor with decoupled architecture, in particular a processor for digital signal processing, and corresponding processor

US Patent 6854049 · Granted Feb 8, 2005

Estimated economic value: $6,459,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and device for debugging a program executed by a multitask processor2010
High priority guard transfer for execution control of dependent guarded instruct2009
Dynamic memory for a cellular terminal2009
Computer system with a debug facility for a pipelined processor using predicated2008
Method of handling branching instructions within a processor, in particular a pr2008
Executing cache instructions in an increased latency mode2007
Selective vertical and horizontal dependency resolution via split-bit propagatio2007
Computer system with two debug watch modes for controlling execution of guarded 2007
Computer system that operates in VLIW and superscalar modes and has selectable d2006
Computer system with debug facility2006
Multiple execution of instruction loops within a processor without accessing pro2005
Selection of decoder output from two different length instruction decoders2005