Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Executing cache instructions in an increased latency mode

Executing cache instructions in an increased latency mode

US Patent 7290089 · Granted Oct 30, 2007

Estimated economic value: $3,992,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Classification of error rate of data retrieved from memory cells2025
Memory device producing metadata characterizing applied read voltage level with 2025
Error decoding with soft redundant array of independent NAND (RAIN)2025
Search for an optimized read voltage2025
Managing compensation for charge coupling and lateral migration in memory device2025
Voltage bin calibration based on a voltage distribution reference voltage2025
Validating read level voltage in memory devices2025
Dynamic adjustment of offset voltages for reading memory cells in a memory devic2025
Detecting a stall condition in bit flipping decoding using syndrome weight slope2025
Memory compaction management in memory devices2025
Efficient memory use to support soft information in bit flipping decoders2025
Methods for performing processing-in-memory operations, and related systems2025