Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of handling branching instructions within a processor, in particular a processor for digital signal processing, and corresponding processor

Method of handling branching instructions within a processor, in particular a processor for digital signal processing, and corresponding processor

US Patent 7370182 · Granted May 6, 2008

Estimated economic value: $3,132,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

DMA controller, system on chip comprising such a DMA controller, method of inter2011
Data processing with data transfer between memories2010
Method and device for debugging a program executed by a multitask processor2010
High priority guard transfer for execution control of dependent guarded instruct2009
High priority guard transfer for execution control of dependent guarded instruct2009
Dynamic memory for a cellular terminal2009
Computer system with a debug facility for a pipelined processor using predicated2008
Executing cache instructions in an increased latency mode2007
Selective vertical and horizontal dependency resolution via split-bit propagatio2007
Computer system with two debug watch modes for controlling execution of guarded 2007
Carry save adders2006
Computer system that operates in VLIW and superscalar modes and has selectable d2006