Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Selective vertical and horizontal dependency resolution via split-bit propagation in a mixed-architecture system having superscalar and VLIW modes

Selective vertical and horizontal dependency resolution via split-bit propagation in a mixed-architecture system having superscalar and VLIW modes

US Patent 7281119 · Granted Oct 9, 2007

Estimated economic value: $3,290,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for protecting a program code, corresponding system and processor2020
Scan chain circuit supporting logic self test pattern injection during run time2020
Scan chain circuit supporting logic self test pattern injection during run time2018
Method and device for debugging a program executed by a multitask processor2010
High priority guard transfer for execution control of dependent guarded instruct2009
Dynamic memory for a cellular terminal2009
Computer system with a debug facility for a pipelined processor using predicated2008
Method of handling branching instructions within a processor, in particular a pr2008
Executing cache instructions in an increased latency mode2007
Computer system with two debug watch modes for controlling execution of guarded 2007
Computer system that operates in VLIW and superscalar modes and has selectable d2006
Computer system that operates in VLIW and superscalar modes and has selectable d2006