Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fast computation of overflow flag in a bit manipulation unit

Fast computation of overflow flag in a bit manipulation unit

US Patent 6819971 · Granted Nov 16, 2004

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adder with improved overflow flag generation2005
Jumping to a recombine target address which is encoded in a ternary branch instr2005
Method for optimally encoding a set of instruction codes for a digital processor2004
Boundary scan chain routing2003
Incorporation of split-adder logic within a carry-skip adder without additional 2003
Prefix tree adder with efficient sum generation2003
Prefix tree adder with efficient carry generation2003
Near-orthogonal dual-MAC instruction set architecture with minimal encoding bits2003
Method and apparatus for single cycle processing of data associated with separat2002
Accumulator read port arbitration logic2001
Joint optimization of modified-booth encoder and partial product generator2001
Efficient use of inverting cells in multiplier converter2000