Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Adder with improved overflow flag generation

Adder with improved overflow flag generation

US Patent 6912560 · Granted Jun 28, 2005

Estimated economic value: $6,796,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fast computation of overflow flag in a bit manipulation unit2004
Boundary scan chain routing2003
Incorporation of split-adder logic within a carry-skip adder without additional 2003
Prefix tree adder with efficient sum generation2003
Prefix tree adder with efficient carry generation2003
Joint optimization of modified-booth encoder and partial product generator2001
Efficient use of inverting cells in multiplier converter2000