Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Incorporation of split-adder logic within a carry-skip adder without additional propagation delay

Incorporation of split-adder logic within a carry-skip adder without additional propagation delay

US Patent 6584484 · Granted Jun 24, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Shortest path engine for warehouse management2022
Shortest path engine for warehouse management2020
Dynamic parallelization of data loading2020
Dynamic parallelization of a calculation process2020
Modifying a patient adherence score2014
Obtaining patient survey results2014
Modifying a patient adherence score2013
Information routing2006
Adder with improved overflow flag generation2005
Fast computation of overflow flag in a bit manipulation unit2004
Boundary scan chain routing2003
Prefix tree adder with efficient sum generation2003